

Chips


TTL

74HC74 - Dual D Flip?Flop with Set and Reset

- [74HC74.pdf](#)

74HC74


PIN ASSIGNMENT



FUNCTION TABLE

Inputs				Outputs	
Set	Reset	Clock	Data	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↗	H	H	L
H	H	↘	L	L	H
H	H	L	X	No Change	No Change
H	H	H	X	No Change	No Change
H	H	↔	X	No Change	No Change



LOGIC DIAGRAM



*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

SN54LS393 - Dual 4-Stage Binary Counter

- [SN54LS390.PDF](#)



PIN NAMES

$\overline{\text{CP}}$	Clock (Active LOW going edge)
$\overline{\text{CP}_0}$	Clock (Active LOW going edge) Input to ÷2 (LS390)
$\overline{\text{CP}_1}$	Clock (Active LOW going edge) Input to ÷5 (LS390)
MR	Master Reset (Active HIGH) Input
Q ₀ –Q ₃	Flip-Flop outputs (Note b)

SN54/74LS390 • SN54/74LS393

SN54/74LS390 BCD
TRUTH TABLE
(Input on CP₀; Q₀ CP₁)

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

SN54/74LS390 ÷ 5
TRUTH TABLE
(Input on CP₁)

COUNT	OUTPUTS		
	Q ₃	Q ₂	Q ₁
0	L	L	L
1	L	L	H
2	L	H	L
3	L	H	H
4	H	L	L

SN54/74LS393
TRUTH TABLE

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H


SN54/74LS390 ÷ 10 (50% @ Q₀)
TRUTH TABLE
(Input on CP₁, Q₃ to CP₀)

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	H	L
2	L	H	L	L
3	L	H	H	L
4	H	L	L	L
5	L	L	L	H
6	L	L	H	H
7	L	H	L	H
8	L	H	H	H
9	H	L	L	H

H = HIGH Voltage Level
L = LOW Voltage Level

SNx4HCT138 - 3-Line to 8-Line Decoders/Demultiplexers

- [sn74hct138.pdf](#)




**J, W, D, N, NS, or PW Package
16-Pin CDIP, CFP, SOIC, PDIP, SO, TSSOP
Top View**

INPUTS						OUTPUTS							
ENABLE			SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2A	G2B	C	B	A								
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

SN74HCT02

Contain four independent 2-input NOR gates.


- [sn74hct02.pdf](#)




INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

CD74HCT688

8-Bit Magnitude Comparator.





INPUTS		OUTPUTS
A, B	\bar{E}	Y
A = B	L	L
A \neq B	L	H
X	H	H

SNx4HCT573

Octal Transparent D-Type Latches With 3-State Outputs.

- [sn74hct573.pdf](#)

DS1233

Keeps CPU in reset until VCC stabilizes, also debounces a reset button.

- [5V EconoReset](#)

PIC MCU

PIC16F84

- Intro: [The PIC 16x8x Family, PIC16F84: Everything You Should Know](#)
- Datasheet: [PIC16x84.pdf](#)
- Programming: [PIC16F8X_prog.pdf](#)
- Asm: `xq gputils` <https://gputils.sourceforge.io/>
- Simulator: `xq gpsim` <https://gpsim.sourceforge.net/>

Revision #14

Created 2023-12-30 13:30:43 GMT by hxd

Updated 2025-06-11 22:37:51 IST by hxd