

Mnemonic	Op	SZAPC	~s	Description	Notes	JPO a	E2	-----	10	Jump on Parity Odd	If P=0 (10~s)	STA a	32	-----	13	Store Accumulator	[a]=A
						JZ a	CA	-----	10	Jump on Zero	If Z=1 (10~s)	STAX B	02	-----	7	Store Accumulator indirect	[BC]=A
						LDA a	3A	-----	13	Load Accumulator direct	A=[a]	STAX D	12	-----	7	Store Accumulator indirect	[DE]=A
ACI n	CE	*****	7	Add with Carry Immediate	A=A+n+CY	LDAX B	0A	-----	7	Load Accumulator indirect	A=[BC]	STC	37	-----	4	Set Carry	CY=1
ADC r	8F	*****	4	Add with Carry	A=A+r+CY (21X)	LDAX D	1A	-----	7	Load Accumulator indirect	A=[DE]	SUB r	97	*****	4	Subtract	A=A-r (22X)
ADC M	8E	*****	7	Add with Carry to Memory	A=A+[HL]+CY	LHLD a	2A	-----	16	Load HL Direct	HL=[a]	SUB M	96	*****	7	Subtract Memory	A=A-[HL]
ADD r	87	*****	4	Add	A=A+r (20X)	LXI B,nn	01	-----	10	Load Immediate BC	BC=nn	SUI n	D6	*****	7	Subtract Immediate	A=A-n
ADD M	86	*****	7	Add to Memory	A=A+[HL]	LXI D,nn	11	-----	10	Load Immediate DE	DE=nn	XCHG	EB	-----	4	Exchange HL with DE	HL<->DE
ADI n	C6	*****	7	Add Immediate	A=A+n	LXI H,nn	21	-----	10	Load Immediate HL	HL=nn	XRA r	AF	*****	4	Exclusive OR Accumulator	A=Axr (25X)
ANA r	A7	*****	4	AND Accumulator	A=A&r (24X)	LXI SP,nn	31	-----	10	Load Immediate Stack Ptr	SP=nn	XRA M	AE	*****	7	Exclusive OR Accumulator	A=Ax[HL]
ANA M	A6	*****	7	AND Accumulator and Memory	A=A&[HL]	MOV r1,r2	7F	-----	5	Move register to register	r1=r2 (1XX)	XRI n	EE	*****	7	Exclusive OR Immediate	A=Axn
ANI n	E6	**0*0	7	AND Immediate	A=A&n	MOV M,r	77	-----	7	Move register to Memory	[HL]=r (16X)	XTHL	E3	-----	18	Exchange stack Top with HL	[SP]<->HL
CALL a	CD	-----	17	Call unconditional	- [SP]=PC,PC=a	MOV r,M	7E	-----	7	Move Memory to register	r=[HL] (1X6)						
CC a	DC	-----	11	Call on Carry	If CY=1 (17~s)	MVI r,n	3E	-----	7	Move Immediate	r=n (0X6)	PSW		-*01		Flag unaffected/affected/reset/set	
CM a	FC	-----	11	Call on Minus	If S=1 (17~s)	MVI M,n	36	-----	10	Move Immediate to Memory	[HL]=n	S		S		Sign (Bit 7)	
CMA	2F	-----	4	Complement Accumulator	A=~A	NOP	00	-----	4	No Operation		Z		Z		Zero (Bit 6)	
CMC	3F	-----	4	Complement Carry	CY=~CY	ORA r	B7	**0*0	4	Inclusive OR Accumulator	A=Avr (26X)	AC		A		Auxiliary Carry (Bit 4)	
CMP r	BF	*****	7	Compare	A-r (27X)	ORA M	B6	**0*0	7	Inclusive OR Accumulator	A=Av[HL]	P		P		Parity (Bit 2)	
CMP M	BF	*****	7	Compare with Memory	A-[HL]	ORI n	F6	**0*0	7	Inclusive OR Immediate	A=Avn	CY		C		Carry (Bit 0)	
CNC a	D4	-----	11	Call on No Carry	If CY=0 (17~s)	OUT p	D3	-----	10	Output	[p]=A						
CNZ a	C4	-----	11	Call on No Zero	If Z=0 (17~s)	PCHL	E9	-----	5	Jump HL indirect	PC=[HL]	a p				Direct addressing	
CP a	F4	-----	11	Call on Plus	If S=0 (17~s)	POP B	C1	-----	10	Pop BC	BC=[SP]+	M z				Register indirect addressing	
CPE a	EC	-----	11	Call on Parity Even	If P=1 (17~s)	POP D	D1	-----	10	Pop DE	DE=[SP]+	n nn				Immediate addressing	
CPI n	FE	*****	7	Compare Immediate	A-n	POP H	E1	-----	10	Pop HL	HL=[SP]+	r				Register addressing	
CPO a	E4	-----	11	Call on Parity Odd	If P=0 (17~s)	POP PSW	F1	-----	10	Pop Processor Status Word	{PSW,A}=[SP]+						
CZ a	CC	-----	11	Call on Zero	If Z=1 (17~s)												
DAA	27	*****	4	Decimal Adjust Accumulator	A=BCD format							DB n(,n)				Define Byte(s)	
DAD B	09	-----	10	Double Add BC to HL	HL=HL+BC							DB 'string'				Define Byte ASCII character string	
DAD D	19	-----	10	Double Add DE to HL	HL=HL+DE							DS nn				Define Storage Block	
DAD H	29	-----	10	Double Add HL to HL	HL=HL+HL							DW nn(,nn)				Define Word(s)	
DAD SP	39	-----	10	Double Add SP to HL	HL=HL+SP												
DCR r	3D	*****	5	Decrement	r=r-1 (0X5)	PUSH B	C5	-----	11	Push BC	- [SP]=BC	A B C D E H L				Registers (8-bit)	
DCR M	35	*****	10	Decrement Memory	[HL]=[HL]-1	PUSH D	D5	-----	11	Push DE	- [SP]=DE	BC DE HL				Register pairs (16-bit)	
DCX B	0B	-----	5	Decrement BC	BC=BC-1	PUSH H	E5	-----	11	Push HL	- [SP]=HL	PC				Program Counter register (16-bit)	
DCX D	1B	-----	5	Decrement DE	DE=DE-1	PUSH PSW	F5	-----	11	Push Processor Status Word	- [SP]={PSW,A}	PSW				Processor Status Word (8-bit)	
DCX H	2B	-----	5	Decrement HL	HL=HL-1	RAL	17	-----	4	Rotate Accumulator Left	A={CY,A}<-	SP				Stack Pointer register (16-bit)	
DCX SP	3B	-----	5	Decrement Stack Pointer	SP=SP-1	RAR	1F	-----	4	Rotate Accumulator Righ	A=->{CY,A}						
DI	F3	-----	4	Disable Interrupts		RET	C9	-----	10	Return	PC=[SP]+	a				16-bit address quantity (0 to 65535)	
EI	FB	-----	4	Enable Interrupts		RC	D8	-----	5	Return on Carry	If CY=1 (11~s)	n				8-bit data quantity (0 to 255)	
HLT	76	-----	7	Halt		RM	F8	-----	5	Return on Minus	If S=1 (11~s)	nn				16-bit data quantity (0 to 65535)	
IN p	DB	-----	10	Input	A=[p]	RNC	D0	-----	5	Return on No Carry	If CY=0 (11~s)	p				8-bit I/O port number (0 to 255)	
INR r	3C	*****	5	Increment	r=r+1 (0X4)	RNZ	C0	-----	5	Return on No Zero	If Z=0 (11~s)	r				Register (X=B,C,D,E,H,L,M,A)	
INR M	3C	*****	10	Increment Memory	[HL]=[HL]+1	RP	F0	-----	5	Return on Plus	If S=0 (11~s)	z				Vector (X=0H,8H,10H,18H,20H,28H,30H,38H)	
INX B	03	-----	5	Increment BC	BC=BC+1	RPE	E8	-----	5	Return on Parity Even	If P=1 (11~s)						
INX D	13	-----	5	Increment DE	DE=DE+1	RPO	E0	-----	5	Return on Parity Odd	If P=0 (11~s)						
INX H	23	-----	5	Increment HL	HL=HL+1	RZ	C8	-----	5	Return on Zero	If Z=1 (11~s)						
INX SP	33	-----	5	Increment Stack Pointer	SP=SP+1	RLC	07	-----	4	Rotate Left Circular	A=A<-						
JMP a	C3	-----	10	Jump unconditional	PC=a	RRC	0F	-----	4	Rotate Right Circular	A=A->A						
JC a	DA	-----	10	Jump on Carry	If CY=1 (10~s)	RST z	C7	-----	11	Restart (3X7)	- [SP]=PC,PC=z						
JM a	FA	-----	10	Jump on Minus	If S=1 (10~s)	SBB r	9F	*****	4	Subtract with Borrow	A=A-r-CY (23X)						
JNC a	D2	-----	10	Jump on No Carry	If CY=0 (10~s)	SBB M	9E	*****	7	Subtract with Borrow	A=A-[HL]-CY						
JNZ a	C2	-----	10	Jump on No Zero	If Z=0 (10~s)	SBI n	DE	*****	7	Subtract with Borrow Immed	A=A-n-CY						
JP a	F2	-----	10	Jump on Plus	If S=0 (10~s)	SHLD a	22	-----	16	Store HL Direct	[a]=HL						
JPE a	EA	-----	10	Jump on Parity Even	If P=1 (10~s)	SPHL	F9	-----	5	Move HL to SP	SP=HL						

8080A MICROPROCESSOR Instruction Set Summary

Mnemonic	Op	SZAPC	~s	Description	Notes
PUSH B	C5	-----	11	Push BC	- [SP]=BC
PUSH D	D5	-----	11	Push DE	- [SP]=DE
PUSH H	E5	-----	11	Push HL	- [SP]=HL
PUSH PSW	F5	-----	11	Push Processor Status Word	- [SP]={PSW,A}
RAL	17	-----	4	Rotate Accumulator Left	A={CY,A}<-
RAR	1F	-----	4	Rotate Accumulator Righ	A=->{CY,A}
RET	C9	-----	10	Return	PC=[SP]+
RC	D8	-----	5	Return on Carry	If CY=1 (11~s)
RM	F8	-----	5	Return on Minus	If S=1 (11~s)
RNC	D0	-----	5	Return on No Carry	If CY=0 (11~s)
RNZ	C0	-----	5	Return on No Zero	If Z=0 (11~s)
RP	F0	-----	5	Return on Plus	If S=0 (11~s)
RPE	E8	-----	5	Return on Parity Even	If P=1 (11~s)
RPO	E0	-----	5	Return on Parity Odd	If P=0 (11~s)
RZ	C8	-----	5	Return on Zero	If Z=1 (11~s)
RLC	07	-----	4	Rotate Left Circular	A=A<-
RRC	0F	-----	4	Rotate Right Circular	A=A->A
RST z	C7	-----	11	Restart (3X7)	- [SP]=PC,PC=z
SBB r	9F	*****	4	Subtract with Borrow	A=A-r-CY (23X)
SBB M	9E	*****	7	Subtract with Borrow	A=A-[HL]-CY
SBI n	DE	*****	7	Subtract with Borrow Immed	A=A-n-CY
SHLD a	22	-----	16	Store HL Direct	[a]=HL
SPHL	F9	-----	5	Move HL to SP	SP=HL